The two-dimensional (2D) temperature profile of a high-power junction-down broad-area diode laser facet subject to back-irradiance (BI) is studied via CCD-based thermoreflectance (TR) imaging and finite element modeling. The temperature rise in the active region (ΔΤ AR ) is determined at different diode laser optical powers, back-irradiance reflectance levels, and back-irradiance spot locations. Interestingly, our study shows that ΔΤ AR rises sharpest not when the back-irradiance is boresight-aligned with the active region but rather when it is centered in the absorbing substrate approximately 5 μm away from the active region, a distance roughly equal to half of the back-irradiance spot FWHM (9 μm). At this critical location, ΔΤ AR is found to increase by nearly a factor of three compared to its increase without back-irradiance. This provides insight on an important location for back-irradiance that may be correlated with catastrophic optical damage (COD) for diode lasers fabricated on absorbing substrates, and also suggests a thermal basis for truncated lifetime and degraded performance for diode lasers experiencing backirradiance.
INTRODUCTION
In certain configurations, diode lasers experience back-irradiance, where a fraction of the emitted light is returned to the facet, either by back-reflection from optical components or from pumped gain material. Such external optical feedback increases the optical load on the facet, making it a potential source of degradation. 4, 5 For instance, in highpower diode-pumped laser systems, parasitic back-irradiance on the diode laser facet is known to deteriorate diode reliability, initiating catastrophic optical damage (COD) much more rapidly than observed in free-running (without back-irradiance) reliability tests that are typically performed by vendors.
Prior work has studied the case where back-irradiance is boresight-aligned with the emitter mode, identifying nearfield filamentation due to constructive interference between outcoupled light and back-irradiance as a potential cause of COD. 6, 7 However, detailed studies of back-irradiance not aligned with the waveguide core have not been performed. In the present work, we measure the temperature profile of a diode laser facet subject to back-irradiance at various locations on the emitter structure, including the solder, waveguide core, and substrate. 8 Analysis of facet temperature profile reveals that for diode lasers fabricated on substrates that are absorbing at the emission wavelength, the critical location that leads to maximum temperature rise of the active region (ΔΤ AR ) is not when the back-irradiance is boresight-aligned with the active region but rather when it is located on the absorbing substrate a few microns away from the active region. The diode length, fab wavelength metallic so irradiance respectivel region (which includes the quantum well and ~550 nm of the nearby layers, due to the spatial resolution of the thermoreflectance setup) spatially averaged in the lateral (in-plane) direction. The active region temperature is intimately tied to COD and reduction in device lifetime [1] [2] [3] .
Thermoreflectance technique utilizes a linear change in the normalized reflection coefficient (ΔR/R) of a material induced by a change in temperature (ΔT). [9] [10] [11] [12] [13] The relationship can be expressed as ΔT = κ -1 (ΔR/R), where the thermoreflectance coefficient κ is dependent upon the material as well as the illumination wavelength. Our CCD-TR setup shown in Fig. 3 employees a "four-bucket" imaging scheme 9 in which the diode laser is biased by a squarewave current with frequency f DL (10Hz) and the CCD camera is triggered at the rising edge of an oscillating signal with frequency f CCD = 4f DL (40Hz). Consequently, 4 images are taken during each device operation cycle (2 taken when the device is on and 2 taken when it is off) and are averaged over many (>6000) periods to alleviate CCD read-out noise.
9-11 A blue light-emitting diode (LED) (λ LED = 470 nm and FWHM = 100 nm) is used to illuminate the facet. The LED light first reflects off a dichroic mirror positioned at a 45 o angle and then reflects off the facet. The reflected light is collected by a 50X objective (NA = 0.44) and then imaged by the CCD. Two high optical density (OD = 6 and OD = 7) high-pass filters are installed in front of the CCD to ensure no laser light (within the detection limit of the setup) is collected by the camera and contaminates the measurement; this was verified by thermoreflectance imaging performed without LED illumination in which no parasitic signal due to laser emission was observed.
The optical layout for controllably introducing back-irradiance is depicted in the bottom right section of Fig. 3 . The emitted laser light is first transmitted through a dichroic, collimated by an aspheric lens, and then sent through a small-aperture (~2.7 mm) iris to reduce beam aberrations. It is then reflected by a dielectric mirror mounted in a motorized kinematic mount. This reflected light constitutes the back-irradiance, the magnitude of which is determined by P op (controlled by the diode laser current) and the back-irradiance reflectance level (set by the reflection coefficient of the dielectric mirror). Due to the outcoupled beam having a large divergence angle, it is clipped somewhat by the dichroic such that the optical power measured between the aspheric lens and the iris (P op ) is smaller than P op,o (Fig. 3) . The back-irradiance reflectance level is defined as the reflection coefficient of the mirror multiplied by the ratio of P op,i to P op , where P op,i is the optical power measured after the light passes through the iris. The FWHM of the back-irradiance spot is measured to be 9 μm due to some persisting aberrations in the beam path, and the location at which it hits the facet is fine-tuned by a motorized mount that affords a ~1 μm positioning accuracy. The spot was swept in a direction opposite to the epitaxial growth direction, from deep within the reflective solder to deep within the GaAs substrate, to study the influence of the back-irradiance spot location on the facet 2D temperature profile. Two back-irradiance reflectance levels (6.9% and 13.5%) and three diode laser optical powers (P op = 0.414W, 1.35W and 2.26 W) were tested. Both back-irradiance reflectance levels were less than the critical back-irradiance reflectance level (back-irradiance R eff = 24% at a driving current of 2.9 A) found to cause immediate COD during previous destructive testing 15 of the same diode laser structure. 
Finite element microscopic thermal model of the facet
A 2D finite element microscopic thermal model that takes into account the facet absorption of generated light as well as the distributed thermal load presented by absorption of back-irradiance in the various layers of the emitter structure was developed to study the measured facet temperature profiles. 15 The 2D model simulates a 1600 µm × 50 µm domain taken from the center of the bonded laser emitter that comprises the solder, non-pumped window insulator, p-side metallization layers, all epitaxial layers to the substrate, the facet coating, and a fraction of the submount. The longitudinal thermal loading due to self-heating is assumed to be uniform. Thermal loading due to back-irradiance is treated as follows. The overlap of back-irradiance profile with each layer is first calculated, and the fraction of power absorbed in each layer is estimated based on the reflectance coefficient of each layer in the structure. For the transparent layers comprising the cladding, waveguide, and the active region, reabsorption of light near the facet is negligible and therefore not considered. For the partially absorbing substrate and cap layers, volumetric heating is applied over the characteristic absorption length, following the Beer-Lambert law. For the metallic layers (including the solder and submount heatsink), surface heating is assumed. Proper boundary conditions are set to calculate heat conduction from the chip p-side to the mount and from the chip n-side to the mount through the wirebonds, and free convection from the chip facets to ambient. Other features of the model include forward power facet loading, heat spreading through the facet mirror coating, thermal boundary resistance for the non-pumped window insulator, the submount corner radius, and chip/submount facet overhang. The simulated temperature profile of the facet is shown in the bottom panels of Fig. 4 and matches well with the 
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